A1S66ADA Analog-to-Digital Converter Read Timing Technical Bulletin

This technical bulletin describes a timing issue where reading digital output values from the A1S66ADA analog-to-digital converter via a PLC CPU can produce intermittent incorrect data due to asynchronous reading of lower and higher bytes. It provides a detailed explanation of the problem with examples and a program example for masking invalid values by comparing consecutive readings.